首页> 外国专利> Concurrent timed digital system design method and environment

Concurrent timed digital system design method and environment

机译:并发定时数字系统设计方法和环境

摘要

The present invention relates to the design of an essentially digital system. As one example of digital systems, these may perform real-time transformations on time discrete digitized samples of analogue quantities. An example of such a system is a digital communication system. The transformations on the data can be specified in a programming language and executed on a processor such as a programmable processor or directly on application specific hardware. In accordance with the present invention the digital system is described as a set of threads in a description language. Alternative names for a thread are tasks and processes. The set of threads defines a representation or model of the digital system. In accordance with the present invention, the representation or model is preferably executable at each stage of the design independent of the current level of abstraction of that representation or model. With description language is meant a programming language. In accordance with the present invention each of the threads has a variable having an assignable value which represents the “local time” of said thread, i.e. a time associated only with that thread, which can be used for sequencing the processing of that thread with respect to other threads. With the word “local” is meant that the time is an attribute of the thread only. In accordance with the present invention a means is provided for the designer to assign a delay to each thread or operation within a thread, this delay representing for instance the processing time for the respective operation or thread on a processing engine, e.g. a computer. By this means, not only can the processing of threads be scheduled but also the designer may assign a value representative of an elapsed time for the processing of a thread or operation on a processing engine. In addition, the threads may be refined concurrently, while still keeping their local time so that after the refining process the new representation of the digital system is executable, i.e. the processing of the refined threads can be scheduled without divergence from the specification.
机译:本发明涉及基本数字系统的设计。作为数字系统的一个示例,这些系统可以对模拟量的时间离散数字化样本执行实时转换。这种系统的一个例子是数字通信系统。可以用编程语言指定对数据的转换,并在处理器(例如可编程处理器)上执行转换,或直接在专用硬件上执行转换。根据本发明,数字系统被描述为描述语言中的一组线程。线程的替代名称是任务和进程。线程集定义了数字系统的表示或模型。根据本发明,表示或模型优选地在设计的每个阶段是可执行的,而与该表示或模型的当前抽象水平无关。描述语言是指一种编程语言。根据本发明,每个线程具有变量,该变量具有可分配的值,该值表示所述线程的“本地时间”,即仅与该线程相关联的时间,该时间可用于相对于该线程的处理进行排序。到其他线程。 “本地”一词的含义是时间仅是线程的属性。根据本发明,提供了一种方法,供设计者为一个线程中的每个线程或操作分配一个延迟,该延迟表示例如处理引擎上各个操作或线程的处理时间。一台电脑。通过这种方式,不仅可以调度线程的处理,而且设计者可以分配代表线程的处理或处理引擎上的操作所经过的时间的值。另外,线程可以同时细化,同时仍保持它们的本地时间,使得在细化过程之后,可执行数字系统的新表示,即,可以调度细化的线程的处理而不会偏离规范。

著录项

  • 公开/公告号US6952825B1

    专利类型

  • 公开/公告日2005-10-04

    原文格式PDF

  • 申请/专利权人 JOHAN COCKX;DIEDERIK VERKEST;

    申请/专利号US20000484117

  • 发明设计人 JOHAN COCKX;DIEDERIK VERKEST;

    申请日2000-01-14

  • 分类号G06F9/46;

  • 国家 US

  • 入库时间 2022-08-21 22:19:39

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号