首页> 外国专利> High current drain-to-gate clamp/gate-to-source clamp for external power MOS transistors

High current drain-to-gate clamp/gate-to-source clamp for external power MOS transistors

机译:用于外部功率MOS晶体管的大电流漏极至栅极钳位/栅极至源极钳位

摘要

An external FET (12) has protection provided thereto for excessive voltages between the gate and drain and between the gate and source. A drain-to-gate clamp is provided with a plurality of series connected zener diodes (34), (36) and (38) which are connected in series with a Schottky diode (42). The current therethrough is sensed with a resistor (56) which turns on a bypass transistor (58) to shunt current around the zener diodes when an excess voltage causes them to break down. This will turn on the FET (12). The gate-to-source clamp is configured with two zener diodes (74) and (76) which are reversed biased. A series current sense resistor (82) senses the current through the diodes and turns on a transistor (84) when the current exceeds a predetermined level. This will effectively shunt current around the zener diodes (74) and (76) .
机译:外部FET(12)具有保护,以防止栅极和漏极之间以及栅极和源极之间的电压过高。漏极-栅极钳位电路设有与肖特基二极管(42)串联连接的多个串联的齐纳二极管(34),(36)和(38)。通过电阻器(56)感测通过的电流,当过大的电压导致它们击穿时,该电阻器使旁路晶体管(58)导通以在齐纳二极管周围分流电流。这将打开FET(12)。栅极至源极钳位电路配置有两个齐纳二极管(74)和(76),它们反向偏置。串联电流感测电阻器(82)感测通过二极管的电流,并且当电流超过预定水平时导通晶体管(84)。这将有效地使齐纳二极管(74)和(76)周围的电流分流。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号