首页>
外国专利>
Method for providing performance-driven logic optimization in an integrated circuit layout design
Method for providing performance-driven logic optimization in an integrated circuit layout design
展开▼
机译:在集成电路布图设计中提供性能驱动逻辑优化的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method for optimizing layout design using logical and physical information performs placement, logic optimization and routing and routing estimates concurrently. In one embodiment, circuit elements of the integrated circuit is partitioned into clusters. The clusters are then placed and routed by iterating over an inner-loop and an outer-loop according to cost functions in the placement model which takes into consideration interconnect wiring delays. Iterating over the inner-loop, logic optimization steps improves the cost functions of the layout design. Iterating over the outer-loop, the size of the clusters, hence the granularity of the placement, is refined until the level of individual cells is reached. The present method is especially suited for parallel processing by multiple central processing units accessing a shared memory containing the design data base.
展开▼