首页> 外国专利> Fabrication of oxide regions having multiple thicknesses using minimized number of thermal cycles

Fabrication of oxide regions having multiple thicknesses using minimized number of thermal cycles

机译:使用最少的热循环次数制造具有多个厚度的氧化物区域

摘要

The present invention is a method for fabricating a plurality of oxide regions having a plurality of thicknesses on a semiconductor wafer. The present invention includes a step of depositing a first masking layer on the semiconductor wafer, and the first masking layer defines at least one first region for oxide growth of a first thickness. The present invention also includes a step of implanting oxygen ions into the at least one first region such that the first thickness of oxide on the at least one first region is relatively thicker. The first masking layer is then removed from the semiconductor wafer. The present invention further includes a step of depositing a second masking layer on the semiconductor wafer, and the second masking layer defines at least one second region for oxide growth of a second thickness. The present invention also includes a step of implanting nitrogen ions into the at least one second region such that the second thickness of oxide on the at least one second region is relatively thinner. The second masking layer is then removed from the semiconductor wafer. The present invention further includes the step of growing oxide on the at least one first region to have the first thickness and on the at least one second region to have the second thickness with a thermal process for the semiconductor wafer. During the thermal process, at least one third region of oxide may be grown to have a third thickness which is thinner than the oxide on the at least one first region and that is thicker than the oxide on the at least one second region since the at least one third region has not been exposed to oxygen ion implantation nor to nitrogen ion implantation.
机译:本发明是一种用于在半导体晶片上制造具有多个厚度的多个氧化物区域的方法。本发明包括在半导体晶片上沉积第一掩模层的步骤,并且第一掩模层限定用于第一厚度的氧化物生长的至少一个第一区域。本发明还包括将氧离子注入到至少一个第一区域中的步骤,以使得在至少一个第一区域上的氧化物的第一厚度相对较厚。然后从半导体晶片上去除第一掩模层。本发明还包括在半导体晶片上沉积第二掩模层的步骤,并且第二掩模层限定用于第二厚度的氧化物生长的至少一个第二区域。本发明还包括将氮离子注入到至少一个第二区域中的步骤,使得在至少一个第二区域上的氧化物的第二厚度相对较薄。然后从半导体晶片上去除第二掩模层。本发明还包括以下步骤:通过对半导体晶片的热处理,在至少一个第一区域上生长氧化物以具有第一厚度,并且在至少一个第二区域上生长氧化物以具有第二厚度。在热处理期间,可以使至少一个第三氧化物区域生长为具有第三厚度,该第三厚度比至少一个第一区域上的氧化物薄,并且比至少一个第二区域上的氧化物厚,因为至少三分之一区域没有暴露于氧离子注入或氮离子注入。

著录项

  • 公开/公告号US6133164A

    专利类型

  • 公开/公告日2000-10-17

    原文格式PDF

  • 申请/专利权人 VANTIS CORPORATION;

    申请/专利号US19990256245

  • 发明设计人 HYEON-SEAG KIM;

    申请日1999-02-23

  • 分类号H01L21/8234;

  • 国家 US

  • 入库时间 2022-08-22 01:35:56

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号