首页> 外国专利> Method for establishing shallow junction in semiconductor device to minimize junction capacitance

Method for establishing shallow junction in semiconductor device to minimize junction capacitance

机译:在半导体器件中建立浅结以最小化结电容的方法

摘要

A method for making a semiconductor device including a silicon substrate includes implanting Nitrogen into the substrate after gate stack formation and before source/drain pant implantation. The Nitrogen is implanted and then annealed as appropriate to establish shallow junction regions and minimal overlap regions in the substrate. Then, the source/drain dopant is implanted and activated, with the dopant essentially being constrained by the Nitrogen to remain concentrated in the shallow junction and minimal overlap regions, thereby minimizing junction capacitance and overlap capacitance in the finished device and consequently improving the speed of operation of the device.
机译:一种用于制造包括硅衬底的半导体器件的方法,该方法包括在栅叠层形成之后并且在源/漏气态注入之前将氮注入到衬底中。注入氮,然后适当退火,以在衬底中建立浅结区和最小的重叠区。然后,注入并激活源/漏掺杂剂,掺杂剂基本上受氮气约束,以保持浓度集中在浅结和最小重叠区域,从而使最终器件中的结电容和重叠电容最小,从而提高了器件的速度。设备的操作。

著录项

  • 公开/公告号US6204157B1

    专利类型

  • 公开/公告日2001-03-20

    原文格式PDF

  • 申请/专利权人 ADVANCED MICRO DEVICES INC.;

    申请/专利号US20000479492

  • 发明设计人 EFFIONG IBOK;

    申请日2000-01-07

  • 分类号H01L214/25;H01L213/205;H01L214/763;

  • 国家 US

  • 入库时间 2022-08-22 01:04:50

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号