首页> 外国专利> Rapid thermal annealing of doped polycrystalline silicon structures formed in a single-wafer cluster tool

Rapid thermal annealing of doped polycrystalline silicon structures formed in a single-wafer cluster tool

机译:在单晶圆簇工具中形成的掺杂多晶硅结构的快速热退火

摘要

An embodiment of the instant invention is a method of fabricating an electronic device over a semiconductor substrate, the method comprising the steps of: forming a doped polycrystalline silicon layer insulatively disposed over the semiconductor substrate; and subjecting the doped polycrystalline silicon layer to a temperature of around 700 to 1100 C. in an oxidizing ambient for a period of around 5 to 120 seconds. Preferably, the oxidizing ambient is comprised of: O2,O3, NO, N2O, H2O, and any combination thereof. The temperature is, preferably, around 950 to 1050 C. (more preferably around 1000 C.). The step of subjecting the doped polycrystalline silicon layer to a temperature of around 700 to 1100 C. in an oxidizing ambient for a period of around 5 to 120 seconds, preferably, forms an oxide layer on the polycrystalline silicon layer, which has a thickness which is, preferably, greater than the thickness of a native oxide layer. More preferably, it has a thickness which is greater than 3 nm (more preferably greater than 2 nm). In an alternative embodiment, the thickness of the oxide layer is less than 20 nm (more preferably, less than 10 nm thick).
机译:本发明的一个实施例是一种在半导体衬底上制造电子器件的方法,该方法包括以下步骤:形成绝缘地设置在半导体衬底上的掺杂的多晶硅层;使掺杂的多晶硅层在氧化环境中经受约700至1100℃的温度约5至120秒的时间。优选地,氧化环境包括:O 2 ,O 3 ,NO,N 2 O,H 2 O,及其任意组合。该温度优选为约950至1050℃(更优选为约1000℃)。在氧化环境中使掺杂的多晶硅层经受约700至1100℃的温度约5至120秒的步骤的步骤,优选地,在多晶硅层上形成氧化层,其厚度为优选地,其大于天然氧化物层的厚度。更优选地,其具有大于3nm(更优选地大于2nm)的厚度。在替代实施例中,氧化物层的厚度小于20nm(更优选地,小于10nm厚)。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号