首页>
外国专利>
Isolated flip chip or BGA to minimize interconnect stress due to thermal mismatch
Isolated flip chip or BGA to minimize interconnect stress due to thermal mismatch
展开▼
机译:隔离式倒装芯片或BGA,可最大程度地减少由于热失配引起的互连应力
展开▼
页面导航
摘要
著录项
相似文献
摘要
A wiring substrate with reduced thermal expansion stress. A wiring substrate, such as a laminated PWB, thin film circuit, lead frame, or chip carrier accepts an integrated circuit, such as a die, a flip chip, or ball grid array package. The wiring substrate has a thermal expansion stress reduction insert, void, or constructive void in a thermal expansion stress region proximate to the integrated circuit. The thermal expansion stress reduction insert or void may extend a selected distance from the edge or edges of the integrated circuit attachment area. The thermal expansion stress reduction insert or void improves the flexibility of the wiring substrate in the region that is joined to the integrated circuit, thus reducing thermal stress between components of the wiring substrate-integrated circuit assembly. In another embodiment, layers of a laminated wiring substrate are intentionally not bonded beneath the chip attach area, thus allowing greater flexibility of the upper layer of the laminate.
展开▼