首页> 外国专利> Embedded structures to provide electrical testing for via to via and interface layer alignment as well as for conductive interface electrical integrity in multilayer devices

Embedded structures to provide electrical testing for via to via and interface layer alignment as well as for conductive interface electrical integrity in multilayer devices

机译:嵌入式结构可提供用于通孔和接口层对准以及多层器件中导电接口电完整性的电气测试

摘要

Multilayer substrates, are fabricated with the incorporation therein of non-destructive test structures utilized to provide visual and electrical test data to facilitate the ascertainment and assessment of potential electrical interface failures. Furthermore, there are provided embedded structures in multilayer substrates, such as are employed in chip carrier packaging, so as to facilitate electrical testing for via to via alignment and interface layer alignment, and to enable the testing of conductive interface electrical integrity of multilayer electrical devices.
机译:多层基板是在其中结合了非破坏性测试结构而制成的,该结构用于提供视觉和电气测试数据,从而有助于确定和评估潜在的电气接口故障。此外,在多层基板中提供了嵌入式结构,例如在芯片载体封装中使用的结构,以便于进行通孔至通孔对准和界面层对准的电气测试,并能够测试多层电气设备的导电接口电完整性。 。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号