首页>
外国专利>
Pass-gate inputs that temporarily hold state on a high input impedance, strobed CMOS differential sense amplifier
Pass-gate inputs that temporarily hold state on a high input impedance, strobed CMOS differential sense amplifier
展开▼
机译:通过门输入,可在高输入阻抗,选通的CMOS差分读出放大器上暂时保持状态
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method and apparatus are provided for improving the data hold timing requirement of the sense amplifier by coupling a pass-gate to its data input ports. Each pass-gate receives a logic level that has developed on an input data signal. When the data is valid, a control signal is asserted that causes the pass-gate to latch the logic level at the input of the sense amplifier. While that logic level is latched, the sense amplifier can generate a corresponding latched output signal and the data signal can transition to a new logic level. Therefore, the pass-gate maintains the logic level at the input of the sense amplifier for the duration of the data hold timing requirement. The pass-gate can be a level-sensitive latch that latches said first logic level in response to the assertion level of the control signal. It includes a first transistor having a drain terminal connected to the data signal, a source terminal connected to the sense amplifier and a gate terminal connected to the control signal. That transistor can be a PMOS or NMOS transistor.
展开▼