首页> 外国专利> On-chip trim link sensing and latching circuit for fuse links

On-chip trim link sensing and latching circuit for fuse links

机译:片内微调链感应和锁存电路,用于熔断链

摘要

An integrated circuit includes a pulse generator for generating a pulse of a predetermined duration. A first switch, controlled by the pulse, drives current into a fuse link when the pulse takes on a first logic level. The first switch prevents flow of current into the fuse link when the pulse takes on a second logic level. A latch is coupled to the fuse link to sense a logic level developed during the pulse. The latch may be cleared by the leading edge of the pulse. The logic level developed at the fuse link due to the driven current is latched into the latch by the trailing edge of the pulse and is indicative of whether the fuse link was blown or not blown.
机译:一种集成电路,包括用于产生预定持续时间的脉冲的脉冲发生器。当脉冲呈第一逻辑电平时,由脉冲控制的第一开关将电流驱动到熔断器中。当脉冲呈第二逻辑电平时,第一开关可防止电流流入保险丝。锁存器耦合到熔丝链以感测在脉冲期间形成的逻辑电平。锁存器可以在脉冲的上升沿清除。由于驱动电流而在熔丝链上形成的逻辑电平被脉冲的后沿锁存到锁存器中,并指示熔丝链是否熔断。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号