首页>
外国专利>
Line layout method for wiring plane for integrated semiconductor device positions lines in wiring plane in order of their circuit activity
Line layout method for wiring plane for integrated semiconductor device positions lines in wiring plane in order of their circuit activity
展开▼
机译:集成半导体器件的布线平面的布线方法,其布线按其电路活动顺序排列在布线平面中
展开▼
页面导航
摘要
著录项
相似文献
摘要
The line layout method determines the circuit activity for each line and positions the lines on the wiring plane beginning with the line exhibiting the greatest circuit activity for the highest wiring plane, followed by each of the remaining lines in order of decreasing circuit activity, or beginning with the line with the lowest circuit activity for the lowest wiring plane, followed by the remaining lines in order of increasing circuit activity. An independent claim for a line layout device for a wiring plane for an integrated semiconductor device is also included.
展开▼