首页> 外国专利> Method and apparatus for controlling propagation of dislocations in semiconductor structures and devices

Method and apparatus for controlling propagation of dislocations in semiconductor structures and devices

机译:用于控制位错在半导体结构和器件中的传播的方法和装置

摘要

High quality epitaxial layers of monocrystalline materials can be grown overlying monocrystalline substrates such as large silicon wafers by forming a compliant substrate for growing the monocrystalline layers. An accommodating buffer layer comprises a layer of monocrystalline oxide spaced apart from a silicon wafer by an amorphous interface layer of silicon oxide. The amorphous interface layer dissipates strain and permits the growth of a high quality monocrystalline oxide accommodating buffer layer. The accommodating buffer layer is lattice matched to both the underlying silicon wafer and the overlying monocrystalline material layer. Any lattice mismatch between the accommodating buffer layer and the underlying silicon substrate is taken care of by the amorphous interface layer. In addition, formation of a compliant substrate may include utilizing surfactant enhanced epitaxy, epitaxial growth of single crystal silicon onto single crystal oxide, and epitaxial growth of Zintl phase materials. The strain relief provided by the amorphous interface layer reduces the amount of defects, such as dislocations, occurring in the semiconductor structure and allows a higher crystalline quality to be obtained. The propagation of dislocations can further be controlled by applying a strain controlling element to the semiconductor structure. The strain controlling element may include a distorting material applied to the substrate and having a different thermal property than the substrate so that the distorting material can induce a strain in the semiconductor structure to compensate for strain induced in the semiconductor structure during its manufacture. The strain controlling element may also include a pattern growth for controlling the location of dislocations in the semiconductor structure.
机译:通过形成用于生长单晶层的顺应性衬底,可以在诸如大硅晶片的单晶衬底上生长高质量的单晶材料外延层。容纳缓冲层包括由非晶硅氧化物界面层与硅晶片间隔开的单晶氧化物层。非晶态界面层消除了应变,并允许生长高质量的单晶氧化物容纳缓冲层。容纳缓冲层与下面的硅晶片和上面的单晶材料层晶格匹配。非晶态界面层可以解决容纳缓冲层和下面的硅衬底之间的任何晶格失配问题。另外,顺应性基板的形成可包括利用表面活性剂增强的外延,将单晶硅外延生长到单晶氧化物上以及Zintl相材料的外延生长。由非晶界面层提供的应变消除减少了在半导体结构中发生的缺陷例如位错的数量,并且允许获得更高的晶体质量。通过向半导体结构施加应变控制元件,可以进一步控制位错的传播。应变控制元件可以包括变形材料,该变形材料被施加到基板上并且具有与基板不同的热特性,使得变形材料可以在半导体结构中引起应变,以补偿在其制造期间在半导体结构中引起的应变。应变控制元件还可以包括用于控制半导体结构中的位错的位置的图案生长。

著录项

  • 公开/公告号US2003017626A1

    专利类型

  • 公开/公告日2003-01-23

    原文格式PDF

  • 申请/专利权人 MOTOROLA INC.;

    申请/专利号US20010909941

  • 申请日2001-07-23

  • 分类号H01L21/00;H01L21/336;

  • 国家 US

  • 入库时间 2022-08-22 00:08:45

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号