首页>
外国专利>
Integrated packet bit error rate tester for 10G SERDES
Integrated packet bit error rate tester for 10G SERDES
展开▼
机译:用于10G SERDES的集成式分组误码率测试仪
展开▼
页面导航
摘要
著录项
相似文献
摘要
An integrated packet bit error rate tester includes a packet transmit circuit that has a first memory for storing transmit packet data and is connectable to a channel under test. A packet receive circuit includes a second memory for storing received packet data and is connectable to the channel under test. An interface is used for programming the packet transmit and packet receive circuits. The packet transmit circuit can generate an arbitrary 10G SERDES packet in response to commands from the interface. The packet receive circuit can determine a bit error rate of the channel under test. The second memory can capture received packet data upon any one of (a) after a pre-programmed pattern is detected, (b) after a pre-programmed pattern is lost, and (c) after an error is detected.
展开▼