首页>
外国专利>
Combined transistor-capacitor structure in deep sub-micron CMOS for power amplifiers
Combined transistor-capacitor structure in deep sub-micron CMOS for power amplifiers
展开▼
机译:深亚微米CMOS中的功率放大器组合晶体管-电容器结构
展开▼
页面导航
摘要
著录项
相似文献
摘要
A combined transistor and capacitor structure comprising a transistor having alternating source and drain regions formed in a substrate of semiconductor material, and a capacitor formed over the transistor. The capacitor has at least first and second levels of electrically conductive parallel lines arranged in vertical rows, and at least one via connecting the first and second levels of lines in each of the rows, thereby forming a parallel array of vertical capacitor plates. A dielectric material is disposed between the vertical plates of the array. The vertical array of capacitor plates are electrically connected to the alternating source and drain regions of the transistor which form opposing nodes of the capacitor and electrically interdigitate the vertical array of capacitor plates.
展开▼