首页> 外国专利> METHOD FOR PRODUCING LOW-RESISTANCE OHMIC CONTACTS BETWEEN SUBSTRATES AND WELLS IN CMOS INTEGRATED CIRCUITS

METHOD FOR PRODUCING LOW-RESISTANCE OHMIC CONTACTS BETWEEN SUBSTRATES AND WELLS IN CMOS INTEGRATED CIRCUITS

机译:在CMOS集成电路中产生衬底和阱之间的低电阻欧姆接触的方法

摘要

A method of fabricating a semiconductor connective region of a first conductivity type through a semiconductor layer of a second conductivity type which at least partly separates a bulk portion of semiconductor body (substrate) of the first conductivity type from a semiconductor well of the first conductivity type includes a step of implanting ions into a portion of the layer to convert the conductivity of the implanted portion to the first conductivity type. This electrically connects the well to the bulk portion of the body. Any biasing potential applied to the bulk portion of the body is thus applied to the well. This eliminates any need to form a contact in the well for biasing the well and thus allows the well to be reduced in size.
机译:一种通过第二导电类型的半导体层制造第一导电类型的半导体连接区域的方法,该第二导电类型的半导体层至少部分地将第一导电类型的半导体本体(衬底)的主体部分与第一导电类型的半导体阱分开包括将离子注入层的一部分中以将注入的部分的电导率转换为第一电导率类型的步骤。这将井电连接到主体的主体部分。因此,施加到主体的主体部分的任何偏置电位都施加到阱上。这消除了在井中形成用于偏置井的接触的任何需要,并因此允许井的尺寸减小。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号