首页>
外国专利>
BUFFER CIRCUIT HAVING REDUCED LEAKAGE CURRENT AND METHOD OF REDUCING LEAKAGE CURRENT IN A FIELD PROGRAMMABLE DEVICE
BUFFER CIRCUIT HAVING REDUCED LEAKAGE CURRENT AND METHOD OF REDUCING LEAKAGE CURRENT IN A FIELD PROGRAMMABLE DEVICE
展开▼
机译:具有减小的漏电流的缓冲电路和减小现场可编程设备中的漏电流的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A technique for reducing leakage current in static CMOS devices by adding additional transistors in series between selected inverters or logic gates and ground or power. NMOS and PMOS transistors are added to selected buffers comprised of two inverters in series. The PMOS transistor is connected between the first inverter and power and the NMOS transistor is connected between the second inverter and ground. The added transistors are controlled by a memory cell to be on when the buffer is being used and off when the buffer is unused. Alternatively, no PMOS transistor is added and an existing PMOS transistor of the first inverter is manufactured to sit in a Vgg well. The same techniques are employed with selected buffer pairs and logic gates.
展开▼