首页> 外国专利> METHOD FOR FABRICATING MULTI-LAYER PCB IN PARALLEL CAPABLE OF ELIMINATING VIA HOLE PLUGGING PROCESS

METHOD FOR FABRICATING MULTI-LAYER PCB IN PARALLEL CAPABLE OF ELIMINATING VIA HOLE PLUGGING PROCESS

机译:通过孔塞工艺消除平行能力制造多层PCB的方法

摘要

PURPOSE: A method is provided to reduce costs by eliminating a via hole plugging process and stacking circuit layers and insulating layers in a batch manner. CONSTITUTION: A method comprises a step of forming predetermined numbers of circuit layers(306a,306b,306c); a step of forming insulating layers(506a,506b) prior or after formation of the circuit layers; and a step of alternately arranging the circuit layers and the insulating layers in preset positions, and compressing the circuit layers and the insulating layers. The circuit layers are double sided printed circuit boards which are produced by the steps of processing a through hole at a copper clad laminate; copper plating the copper clad laminate and inner wall of the through hole; and forming a circuit pattern on the copper clad laminate.
机译:目的:提供一种通过消除通孔堵塞工艺并分批堆叠电路层和绝缘层来降低成本的方法。组成:一种方法包括以下步骤:形成预定数量的电路层(306a,306b,306c);在形成电路层之前或之后形成绝缘层(506a,506b)的步骤;将电路层和绝缘层交替布置在预定位置,并压缩电路层和绝缘层的步骤。电路层是双面印刷电路板,其通过在覆铜层压板上加工通孔的步骤来制造;对覆铜板和通孔内壁进行镀铜;在覆铜层压板上形成电路图案。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号