首页> 外国专利> ESD protection circuit for use in RF CMOS IC design

ESD protection circuit for use in RF CMOS IC design

机译:用于RF CMOS IC设计的ESD保护电路

摘要

An improved method is presented for adding ESD protection to large signal MOS circuits. Each of the ESD and the MOS devices are separately connected off chip to rigid voltage points, thereby eliminating additional capacitive loading of MOS devices.;An improved RF MOS amplifier is presented which implements the method of the invention. An ESD device, comprising back to back diodes, is connected to the Vdd and GND nodes off chip, thus insulating the amplifying transistor from any performance degradative interaction with the ESD device due to transient forward biasing.;The method and apparatus are easily extended to circuits comprising any number of MOS devices.
机译:提出了一种为大信号MOS电路增加ESD保护的改进方法。 ESD和MOS器件中的每一个都在芯片外分别连接到刚性电压点,从而消除了MOS器件的附加电容负载。提出了一种实现本发明方法的改进的RF MOS放大器。包括背对背二极管的ESD器件与芯片外的Vdd和GND节点相连,从而使放大晶体管免受瞬态正向偏置导致的任何与ESD器件性能下降的相互作用。包括任何数量的MOS器件的电路。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号