首页> 外国专利> METHODS OF FORMING FIELD EFFECT TRANSISTORS AND METHODS OF FORMING FIELD EFFECT TRANSISTOR GATES AND GATE LINES

METHODS OF FORMING FIELD EFFECT TRANSISTORS AND METHODS OF FORMING FIELD EFFECT TRANSISTOR GATES AND GATE LINES

机译:场效应晶体管的形成方法以及场效应晶体管的栅极和栅极线的形成方法

摘要

In one implementation, a method of forming a field effect transistor includes etching an opening into source/drain area of a semiconductor substrate. The opening has a base comprising semiconductive material. After the etching, insulative material is formed within the opening over the semiconductive material base. The insulative material less than completely fills the opening and has a substantially uniform thickness across the opening. Semiconductive source/drain material is formed within the opening over the insulative material within the opening. A transistor gate is provided operatively proximate the semiconductive source/drain material. Other aspects and implementations are contemplated.
机译:在一个实施方式中,一种形成场效应晶体管的方法包括将开口蚀刻到半导体衬底的源极/漏极区域中。所述开口具有包括半导体材料的基底。蚀刻之后,在半导体材料基底上方的开口内形成绝缘材料。绝缘材料不完全填充开口,并且在开口上具有基本均匀的厚度。在开口内的绝缘材料上方的开口内形成半导体源极/漏极材料。晶体管栅极可操作地靠近半导体源极/漏极材料设置。可以预期其他方面和实施方式。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号