首页> 外国专利> Method and structure for reducing gate leakage and threshold voltage fluctuation in memory cells

Method and structure for reducing gate leakage and threshold voltage fluctuation in memory cells

机译:减少存储单元中的栅极泄漏和阈值电压波动的方法和结构

摘要

A memory device has a memory cell including a plurality of active devices, which can be switched on by an applied threshold voltage. A power line is coupled to at least one storage node by one of the active devices. One other of the active devices couples a virtual ground to the storage node. Potentials of the power line and the virtual ground cause the plurality of active devices to be selectively operated in near subthreshold and/or superthreshold regimes in accordance with a mode of operation.
机译:存储器件具有包括多个有源器件的存储单元,该有源器件可以通过施加的阈值电压来接通。电力线通过有源设备之一耦合到至少一个存储节点。另一个活动设备将虚拟接地耦合到存储节点。电力线和虚拟接地的电势使多个有源器件根据操作模式在接近亚阈值和/或超阈值状态中选择性地操作。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号