首页>
外国专利>
Dynamic logic gate with relaxed timing requirements and output state holding
Dynamic logic gate with relaxed timing requirements and output state holding
展开▼
机译:动态逻辑门具有宽松的时序要求和输出状态保持
展开▼
页面导航
摘要
著录项
相似文献
摘要
A dynamic logic gate having a short precharge period during an evaluation phase of a clock and a tri-state hold period during a precharge phase of the clock. The evaluation time is extended into the precharge phase. As a result of extended evaluation time and no latching set-up time, evaluation timing for upstream logic is relaxed since upstream logic is not required to evaluate before the worst case time for the clock to enter the precharge phase. The gate provides the function of latching without the delay of latching. As a result of holding during the precharge phase of the clock, one latch is eliminated for testing. As a result of tri-stating during the precharge phase of the clock, control during testing is simplified. In a single-rail embodiment (figure 4), the short precharge period is open loop. In a dual-rail implementation (figure 6), the precharge period ends when both evaluation nodes (606, 608) are charged. In the dual-rail implementation, both evaluate nodes are tri-stated as soon as one node discharges, thereby providing first incidence latching.
展开▼