首页>
外国专利>
METHOD OF EXTRACTING TIMING CHARACTERISTICS OF TRANSISTOR CIRCUITS, STORAGE MEDIUM STORING TIMING CHARACTERISTIC LIBRARY, LSI DESIGNING METHOD, AND GATE EXTRACTION METHOD
METHOD OF EXTRACTING TIMING CHARACTERISTICS OF TRANSISTOR CIRCUITS, STORAGE MEDIUM STORING TIMING CHARACTERISTIC LIBRARY, LSI DESIGNING METHOD, AND GATE EXTRACTION METHOD
展开▼
机译:晶体管电路的定时特性提取方法,存储介质存储定时特性库,LSI设计方法和门提取方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method of extracting timing characteristics from transistor circuit data of modularity design products (a module) such as a CPU core in which the extracted timing characteristics are used for the timing verification of a circuit including a module to be extracted and timing constraints when logical synthesis or timing-driven layout is made. Particularly, since conditions fit for a timing rule of the module are included in timing characteristics when timing verification is executed by simulation, verification free of pseudo error is enabled. Also, the configuration of a timing characteristic library, a storage medium storing it and an LSI designing method using the storage medium are provided.
展开▼