首页> 外国专利> Reducing the effects of coupling noise in integrated circuits with memory fields

Reducing the effects of coupling noise in integrated circuits with memory fields

机译:减少带有存储区的集成电路中耦合噪声的影响

摘要

A method for operating a memory array having a reduced coupling noise, comprising the steps of:– Providing a memory array with a plurality of word lines, bit lines and each one of the memory cells connected to one another, wherein the memory cells of the field in a plurality of gaps are arranged, a column of a bit line pair having first and second bit lines, which is coupled to a read amplifier comprises;– Carrying out a memory access to the field, wherein by means of an access one of the columns of memory cells is selected; and– Providing a plates line pulse for the selected column.
机译:一种用于操作具有降低的耦合噪声的存储器阵列的方法,包括以下步骤:–为存储器阵列提供多条字线,位线以及彼此连接的每个存储器单元,其中,存储器单元的存储器单元布置在多个间隙中的场,具有第一位线和第二位线的位线对的列,其耦合到读取放大器,包括:-对场进行存储器访问,其中,通过访问之一选择存储单元的列; –为所选列提供印版行脉冲。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号