首页> 外国专利> Optimal simultaneous design and floorplanning of integrated circuit

Optimal simultaneous design and floorplanning of integrated circuit

机译:集成电路的最佳同时设计和布局规划

摘要

A method is described for optimal simultaneous design and floorplanning of integrated circuits. The method is based on formulating the problem as a geometric program, which then can be solved numerically with great efficiency. Prior work discloses the design of many different analog circuit cells such as operational amplifiers, spiral inductors, and LC oscillators which can be cast as geometric programs. The present disclosure adds to this layout floorplanning constraints in posynomial form that can be mixed with design constraints for different analog circuits. This allows the simultaneous design and floorplanning of numerous analog circuits using geometric programming. Thus, the design and floorplanning can be performed optimally in a single step.
机译:描述了一种用于集成电路的最佳同时设计和布局规划的方法。该方法基于将问题表示为几何程序,然后可以高效地数值求解。先前的工作公开了许多不同的模拟电路单元的设计,例如运算放大器,螺旋电感器和LC振荡器,它们可以转换为几何程序。本公开以多项式形式向该布局布局规划约束添加了可以与用于不同模拟电路的设计约束混合的约束。这允许使用几何编程同时设计和布局许多模拟电路。因此,可以在一个步骤中最佳地执行设计和布局规划。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号