首页>
外国专利>
Standard cell, semiconductor integrated circuit device of standard cell scheme and layout design method for semiconductor integrated circuit device
Standard cell, semiconductor integrated circuit device of standard cell scheme and layout design method for semiconductor integrated circuit device
展开▼
机译:标准单元,标准单元方案的半导体集成电路器件以及半导体集成电路器件的布局设计方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
To prevent the potential inversion of a dynamic node attributed to the fact that any wiring line among standard cells as is made of a wiring layer at the same level as that of the dynamic node within a standard cell is laid in adjacency to the dynamic node. ;In adjacency to a dynamic node 101 within a standard cell, shield wiring lines 102a and 102b which are made of wiring layers at the same level as that of the dynamic node are laid so as to prevent any wiring line among standard cells from passing in adjacency to the dynamic node. The shield wiring lines can be replaced with a shield region or a wiring inhibition region.
展开▼
机译:为了防止由于由与标准单元内的动态节点的布线层相同水平的布线层构成的标准单元之间的任何布线与该动态节点相邻的事实而导致的动态节点的潜在反转。 ;与标准单元内的动态节点 101 B>相邻,屏蔽布线 102 B> a I>和 102 B> b I>,以防止标准单元之间的任何布线邻接到动态节点。屏蔽布线可以被屏蔽区域或布线禁止区域代替。
展开▼