Scan path test point insertion technique scalable

摘要

Logic circuit, and a delay fault circuit inputs and one output at least one. And standard scan of the first, the combination test point is positioned immediately after the standard scan of the first in the scan chain, delay fault circuit, the second is positioned immediately after the combination of test points in the scan chain I have a standard scan of 2.