首页>
外国专利>
VLSI timing optimization with interleaved buffer insertion and wire sizing stages
VLSI timing optimization with interleaved buffer insertion and wire sizing stages
展开▼
机译:VLSI时序优化,采用交错式缓冲区插入和导线定径阶段
展开▼
页面导航
摘要
著录项
相似文献
摘要
The invention relates to layout of circuit components, including determining the interconnections, buffers, or path nets between circuit blocks or circuit components and input/output bonding pads. This is accomplished by a method and program product that optimizes timing comprising. Wiring layout and buffer insertion is accomplished by setting all wires in the design to an initial best possible value, inserting buffers in longest nets of wires of the design, and degrading the resulting nets. This is accomplished by a wire sizing routine which takes the nets and degrades them accordingly. This degrading is done through a combination of one or more of knocking the wires down to lower levels and reducing their thickness. The amount of degradation is dependent on the final slack.
展开▼