首页>
外国专利>
Variable stage ratio buffer insertion for noise optimization in a logic network
Variable stage ratio buffer insertion for noise optimization in a logic network
展开▼
机译:可变级比率缓冲器插入,用于逻辑网络中的噪声优化
展开▼
页面导航
摘要
著录项
相似文献
摘要
A buffer for use in a logic circuit comprises input and output nodes. A first inverter having a first device size is coupled to the input node. A second inverter is coupled in series with the first inverter and with the output node. The second inverter having a second device size at least six times greater than the first device size. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. 37 CFR 1.72(b).
展开▼