首页> 外国专利> Method and apparatus for implementing subthreshold leakage reduction in LSDL

Method and apparatus for implementing subthreshold leakage reduction in LSDL

机译:在LSDL中实现亚阈值泄漏减少的方法和装置

摘要

A method and apparatus are provided for implementing subthreshold leakage current reduction in limited switch dynamic logic (LSDL). A limited switch dynamic logic circuit includes a cross-coupled NAND and inverter logic. A dynamic node provides a first input to the NAND. A sleep signal provides a second input to the NAND. An output of the NAND provides an input to the inverter logic that inverts the NAND output and provides a complementary output. The NAND logic includes a series connected first sleep transistor receiving the sleep input. The first sleep transistor is turned OFF during the sleep mode. A second sleep transistor is connected between a voltage supply rail and the NAND output. The second sleep transistor is turned ON during the sleep mode to force high the NAND output and force low complementary output.
机译:提供了一种用于在受限开关动态逻辑(LSDL)中实现亚阈值泄漏电流减小的方法和装置。有限开关动态逻辑电路包括交叉耦合的NAND和反相器逻辑。动态节点向NAND提供第一输入。睡眠信号为NAND提供第二个输入。 NAND的输出向反相器逻辑提供输入,该反相器逻辑对NAND输出进行反相并提供互补输出。 NAND逻辑包括接收睡眠输入的串联的第一睡眠晶体管。在睡眠模式期间,第一睡眠晶体管截止。第二睡眠晶体管连接在电源轨和NAND输出之间。在睡眠模式期间,第二睡眠晶体管导通,以强制NAND输出为高电平,并强制互补输出为低电平。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号