首页> 外国专利> Continuously adjustable bandwidth discrete-time phase-locked loop

Continuously adjustable bandwidth discrete-time phase-locked loop

机译:连续可调带宽的离散时间锁相环

摘要

A user equipment which receives a CDMA communication signal that is wirelessly transmitted includes a system for correcting phase errors in an information signal which has been transmitted. The correction system comprises circuitry for generating a correction signal and for combining the correction signal with the information signal to produce a corrected information signal. An analyzer analyzes the phase of the corrected information signal and generates an error signal based on the deviation of the analyzed phase from a reference phase. A bandwidth controller recursively adjusts the phase of the corrected information signal such that the phase of said corrected information signal is substantially equal to said reference phase. The bandwidth controller selects a bandwidth within an adjustable range based on the error signal, estimates an offset based on the error signal, and modifies the correction signal using the offset.
机译:接收无线发送的CDMA通信信号的用户设备包括用于校正已经发送的信息信号中的相位误差的系统。校正系统包括用于产生校正信号并将校正信号与信息信号组合以产生校正的信息信号的电路。分析器分析校正后的信息信号的相位,并基于所分析的相位与基准相位的偏差来生成误差信号。带宽控制器递归地调整校正后的信息信号的相位,以使得所述校正后的信息信号的相位基本上等于所述参考相位。带宽控制器基于误差信号选择可调整范围内的带宽,基于误差信号估计偏移,并使用该偏移来修改校正信号。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号