首页> 外国专利> Continuously adjusted-bandwidth discrete-time phase-locked loop

Continuously adjusted-bandwidth discrete-time phase-locked loop

机译:连续可调带宽的离散时间锁相环

摘要

A reciever for receiving a CDMA communication signal that is wirelessly transmitted includes a system for correcting phase errors in an information signal which has been transmitted. The correction system comprises circuitry for generating a mixing signal and for combining the mixing signal with said information signal to produce a correction signal. An analyzer analyzes the phase of said correction signal and generates an error signal based on the deviation of the analyzed phase from a reference phase. A bandwidth controller which recursively adjusts the phase of the correction signal such that the phase of said correction signal is substantially equal to said reference phase. The bandwidth controller then selects a bandwidth within an adjustable range based on the correction signal, estimates an offset by interrogating the error signal, and modifies said correction signal by the offset.
机译:用于接收无线发送的CDMA通信信号的接收器包括用于校正已经发送的信息信号中的相位误差的系统。校正系统包括用于产生混合信号并将混合信号与所述信息信号组合以产生校正信号的电路。分析器分析所述校正信号的相位并基于所分析的相位与参考相位的偏差来产生误差信号。带宽控制器,其递归地调整校正信号的相位,以使所述校正信号的相位基本上等于所述参考相位。带宽控制器然后基于校正信号选择在可调整范围内的带宽,通过询问误差信号来估计偏移,并且通过该偏移来修改所述校正信号。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号