首页> 外国专利> Fabrication method for silicon-on defect layer in field-effect and bipolar transistor devices

Fabrication method for silicon-on defect layer in field-effect and bipolar transistor devices

机译:场效应和双极晶体管器件中的硅缺陷层的制造方法

摘要

Semiconductor devices have device regions in which semiconductor properties such as spreading resistivity and its profile are significant. In making a p-type device region on a semiconductor wafer, an initial semiconductor device region is defined by a buried region, and an initial spreading resistivity profile is developed by annealing. After annealing, semiconductor device properties can be enhanced by removing a surface sub-region of the initial device region, and can be further improved by epitaxially growing thereon a monocrystalline film as an improved channel layer for FET devices. Such properties are relevant in MOS as well as bipolar devices.
机译:半导体器件具有其中诸如扩展电阻率及其轮廓之类的半导体特性很重要的器件区域。在半导体晶片上制造p型器件区域时,初始半导体器件区域由掩埋区限定,并且初始退火电阻率分布通过退火形成。退火之后,可以通过去除初始器件区域的表面子区域来增强半导体器件的性能,并且可以通过在其上外延生长作为用于FET器件的改进沟道层的单晶膜来进一步提高半导体器件的性能。此类特性在MOS以及双极型器件中均至关重要。

著录项

  • 公开/公告号US7229891B2

    专利类型

  • 公开/公告日2007-06-12

    原文格式PDF

  • 申请/专利权人 JOHN HOWARD COLEMAN;

    申请/专利号US20010800213

  • 发明设计人 JOHN HOWARD COLEMAN;

    申请日2001-03-06

  • 分类号H01L21/322;

  • 国家 US

  • 入库时间 2022-08-21 21:02:27

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号