DIGITAL LOGIC PROCESSING CIRCUIT, DIGITAL PROCESSING DEVICE INCLUDING THE SAME, SYSTEM-ON CHIP INCLUDING THE SAME, SYSTEM INCLUDING THE SAME, AND CLOCK SIGNAL GATING METHOD

摘要

Digital logic processing devices capable of reduced power consumption may be provided. A digital logic processing device may include one or more processing elements, an input FIFO for storing data, a processing unit, and a clock controller circuit. The processing unit may process data from the input FIFO and the clock controller circuit may control a clock signal supplied to the input FIFO and the processing unit. The clock controller circuit may monitor whether there is data to be transferred to the input FIFO and states of the input FIFO and the processing unit and may control the clock signal.