首页> 外国专利> Integration method of inversion oxide (TOXinv) thickness reduction in CMOS flow without added pattern

Integration method of inversion oxide (TOXinv) thickness reduction in CMOS flow without added pattern

机译:在不增加图案的情况下减小CMOS流中的反型氧化(TOXinv)厚度的集成方法

摘要

A method of manufacturing a CMOS semiconductor comprising, forming shallow trench isolation regions in a workpiece, depositing a gate oxide layer on top of the workpiece, depositing a polysilicon layer on top of the gate oxide, performing VTN patterning, performing first series of adjusted implantations, performing post implantation cleaning, performing VTP patterning, performing a second series of adjusted implantations, performing the post implantation cleaning, performing a well implant damage anneal; patterning gate, etching gate, and performing back end of line processing.
机译:一种制造CMOS半导体的方法,包括:在工件中形成浅沟槽隔离区;在工件的顶部沉积栅氧化层;在栅氧化物的顶部沉积多晶硅层;进行VT N 构图,执行第一系列的调整后注入,执行注入后清洁,执行VT P 图案化,执行第二系列的调整后注入,执行注入后清洁,执行阱注入损伤退火;图案化栅极,蚀刻栅极,并执行线路处理的后端。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号