首页>
外国专利>
TECHNIQUES FOR CALCULATING CIRCUIT BLOCK DELAY AND TRANSITION TIMES INCLUDING TRANSISTOR GATE CAPACITANCE LOADING EFFECTS
TECHNIQUES FOR CALCULATING CIRCUIT BLOCK DELAY AND TRANSITION TIMES INCLUDING TRANSISTOR GATE CAPACITANCE LOADING EFFECTS
展开▼
机译:计算电路块延迟和过渡时间的技术,其中包括晶体管栅极电容的负载效应
展开▼
页面导航
摘要
著录项
相似文献
摘要
Techniques for modeling delay and transition times of logical circuit blocks including transistor gate capacitance loading effects provides improved simulation of logical circuit block transition times and delay times. The non-linear behavior of transistor gates of other logical circuit block inputs that are connected to the logical circuit block output is taken into account by a transition time function and a delay time function that are each separately dependent on static capacitance and transistor gate capacitance and can be used to determine logical circuit block timing and output performance. A separate N-channel and P-channel gate capacitance may also be used as inputs to the transition time and delay time functions to provide further improvement, or a ratio of N-channel to P-channel capacitances may alternatively be used as input to the transition time and delay time functions.
展开▼