首页>
外国专利>
Digital correction of nonlinearity errors of multibit delta-sigma digital to analog converters
Digital correction of nonlinearity errors of multibit delta-sigma digital to analog converters
展开▼
机译:多位delta-sigma数模转换器非线性误差的数字校正
展开▼
页面导航
摘要
著录项
相似文献
摘要
Digital correction of multibit ADAC nonlinearities for error feedback DACs is provided. The integral nonlinearity (INL) error of the multibit ADAC is estimated (on line or off line) by a low-resolution calibration ADC (CADC) and stored in a random-access memory (RAM) table. The INL values are then used to compensate for the ADAC's distortion in the digital domain. When this compensation is combined with mismatch-shaping techniques such as DWA, the resolution requirement for CADC can be relaxed significantly. The implementation of the proposed correction circuit for error-feedback modulators is inherently simple, since the correction only needs a digital summation without any additional digital filtering.
展开▼