首页> 外国专利> Memory device having a virtual ground array and methods using program algorithm to improve read margin loss

Memory device having a virtual ground array and methods using program algorithm to improve read margin loss

机译:具有虚拟接地阵列的存储器设备以及使用程序算法来改善读取余量损失的方法

摘要

A program verification method for a memory device having a virtual array including a plurality of memory cells determines if leakage current passes through one or more neighboring memory cells to the programmed memory cell. The programmed memory cell is verified based on a first threshold state if leakage current is determined to pass through one or more neighboring memory cells. The programmed memory cell is verified based on a second threshold state if the leakage current is not determined to pass through one or more neighboring memory cells.
机译:用于具有包括多个存储单元的虚拟阵列的存储装置的程序验证方法确定泄漏电流是否通过一个或多个相邻的存储单元到达编程的存储单元。如果确定泄漏电流流过一个或多个相邻存储单元,则基于第一阈值状态来验证编程的存储单元。如果未确定泄漏电流流过一个或多个相邻存储单元,则基于第二阈值状态来验证编程的存储单元。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号