首页> 外国专利> Hetero-integrated strained silicon n- and p-MOSFETs

Hetero-integrated strained silicon n- and p-MOSFETs

机译:异质集成应变硅n和p-MOSFET

摘要

The present invention provides semiconductor structures and a method of fabricating such structures for application of MOSFET devices. The semiconductor structures are fabricated in such a way so that the layer structure in the regions of the wafer where n-MOSFETs are fabricated is different from the layer structure in regions of the wafers where p-MOSFETs are fabricated. The structures are fabricated by first forming a damaged region with a surface of a Si-containing substrate by ion implanting of a light atom such as He. A strained SiGe alloy is then formed on the Si-containing substrate containing the damaged region. An annealing step is then employed to cause substantial relaxation of the strained SiGe alloy via a defect initiated strain relaxation. Next, a strained semiconductor cap such as strained Si is formed on the relaxed SiGe alloy.
机译:本发明提供了用于MOSFET器件应用的半导体结构以及制造这种结构的方法。以这样的方式制造半导体结构,使得在制造n-MOSFET的晶片的区域中的层结构与在制造p-MOSFET的晶片的区域中的层结构不同。通过首先通过离子注入诸如He的轻原子来形成含硅衬底表面的受损区域来制造结构。然后在包含损伤区域的含硅衬底上形成应变的SiGe合金。然后采用退火步骤以通过缺陷引发的应变弛豫引起应变SiGe合金的显着弛豫。接下来,在松弛的SiGe合金上形成诸如应变Si的应变半导体盖。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号