首页>
外国专利>
RECONFIGURABLE HARDWARE ACCELERATOR FOR BOOLEAN SATISFIABILITY SOLVER
RECONFIGURABLE HARDWARE ACCELERATOR FOR BOOLEAN SATISFIABILITY SOLVER
展开▼
机译:用于布尔型满意解的可重构硬件加速器
展开▼
页面导航
摘要
著录项
相似文献
摘要
A hardware accelerator is provided for Boolean constraint propagation (BCP) using field-programmable gate arrays (FPGAs) for use in solving the Boolean satisfiability problem (SAT). An inference engine may perform implications. Block RAM (BRAM) may be used to store SAT instance information. Computation may be co-located with the BRAM memory, taking advantage of the high on-chip bandwidth and low latency of an FPGA. SAT instances may be partitioned into multiple groups that can be processed by multiple inference engines in parallel. New SAT instances can be inserted into FPGA without invoking the time-consuming FPGA re-synthesizing process.
展开▼