首页> 外国专利> Multi-exposure semiconductor fabrication mask sets and methods of fabricating such multi-exposure mask sets

Multi-exposure semiconductor fabrication mask sets and methods of fabricating such multi-exposure mask sets

机译:多曝光半导体制造掩模组以及制造这种多曝光掩模组的方法

摘要

Mask sets are provided which may be used to define a first pattern region that has a first pitch pattern and a second pattern region that has a second pitch pattern during the fabrication of a semiconductor device. These mask sets may include a first mask that has a first exposure region in which a first halftone pattern defines the first pattern region and a first screen region in which a first shield layer covers the second pattern region. These mask sets may further include a second mask that has a second exposure region in which a second halftone pattern defines the second pattern region and a second screen region in which a second shield layer covers the first pattern region. The second shield layer also extends from the second screen region to cover a portion of the second halftone pattern.
机译:提供掩模组,其可用于在半导体器件的制造期间限定具有第一间距图案的第一图案区域和具有第二间距图案的第二图案区域。这些掩模组可以包括第一掩模,该第一掩模具有其中第一半色调图案限定第一图案区域的第一曝光区域和其中第一屏蔽层覆盖第二图案区域的第一屏幕区域。这些掩模组可以进一步包括第二掩模,该第二掩模具有第二曝光区域和第二屏幕区域,第二曝光区域中第二半色调图案限定第二图案区域,第二丝网区域中第二屏蔽层覆盖第一图案区域。第二屏蔽层也从第二丝网区域延伸以覆盖第二半色调图案的一部分。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号