PROCESSOR WITH DEMAND-DRIVEN CLOCK THROTTLING FOR POWER REDUCTION

摘要

A synchronous integrated circuit such as a scalar processor or superscalar processor is disclosed. Circuit components or units are clocked by and synchronized to a common system clock. At least two of the clocked units include multiple register stages, e.g., pipeline stages. A local clock generator in each clocked unit combines the common system clock and stall status from one or more other units to adjust register clock frequency up or down.