首页>
外国专利>
Semiconductor chip scale package incorporating through-vias electrically connected to a substrate and other vias that are isolated from the substrate, and method of forming the package
Semiconductor chip scale package incorporating through-vias electrically connected to a substrate and other vias that are isolated from the substrate, and method of forming the package
展开▼
机译:半导体芯片级封装,其包括电连接至基板的通孔和与基板隔离的其他通孔,以及形成封装的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A semiconductor chip scale package formed with through-vias, which can be either isolated or electrically connected to a substrate, and a method of producing the semiconductor chip scale package with through-vias, which can be isolated or electrically connected to the substrate.
展开▼