首页>
外国专利>
Design structure for improving performance of SRAM cells, SRAM cell, SRAM array, and write circuit
Design structure for improving performance of SRAM cells, SRAM cell, SRAM array, and write circuit
展开▼
机译:用于提高SRAM单元,SRAM单元,SRAM阵列和写入电路性能的设计结构
展开▼
页面导航
摘要
著录项
相似文献
摘要
A design structure embodied in a machine readable medium to improve performance of an SRAM cell or an SRAM array comprising a plurality of SRAM cells is described. The design structure includes a write circuit for an SRAM cell or an SRAM array. The write circuit includes a gate to switch the write circuit on and off. The cell is supplied by a first, higher voltage. The cell is accessible for read and write operations via at least one bit line connected to a write circuit. The cell is further addressable by at least one word line in order to access it by the bit line. To access the cell for read or write operations, the word line is supplied by the first, higher voltage and the bit line is supplied by a second, lower voltage. During write operations, the write circuit is driven by the first, higher voltage while the bit lines are still at the lower voltage.
展开▼