首页>
外国专利>
Method for reducing stacking fault nucleation sites in silicon carbide bipolar components
Method for reducing stacking fault nucleation sites in silicon carbide bipolar components
展开▼
机译:减少碳化硅双极组件中堆叠缺陷成核位点的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method is disclosed for preparing a substrate and epilayer for reducing stacking fault nucleation and reducing forward voltage (Vf) drift in silicon carbide-based bipolar devices. The method includes the steps of etching the surface of a silicon carbide substrate with a nonselective etch to remove both surface and subsurface damage, thereafter etching the same surface with a selective etch to thereby develop etch-generated structures from at least any basal plane dislocation reaching the substrate surface that will thereafter tend to either terminate or propagate as threading defects during subsequent epilayer growth on the substrate surface, and thereafter growing a first epitaxial layer of silicon carbide on the twice-etched surface.
展开▼