首页> 外国专利> Method of using electrical test structure for semiconductor trench depth monitor

Method of using electrical test structure for semiconductor trench depth monitor

机译:将电测试结构用于半导体沟槽深度监测器的方法

摘要

Embodiments provide a method and device for electrically monitoring trench depths in semiconductor devices. To electrically measure a trench depth, a pinch resistor can be formed in a deep well region on a semiconductor substrate. A trench can then be formed in the pinch resistor. The trench depth can be determined by an electrical test of the pinch resistor. The disclosed method and device can provide statistical data analysis across a wafer and can be implemented in production scribe lanes as a process monitor. The disclosed method can also be useful for determining device performance of LDMOS transistors. The on-state resistance (Rdson) of the LDMOS transistors can be correlated to the electrical measurement of the trench depth.
机译:实施例提供了一种用于电监测半导体器件中的沟槽深度的方法和设备。为了电测量沟槽深度,可以在半导体衬底上的深阱区域中形成夹阻器。然后可以在收缩电阻器中形成沟槽。沟槽深度可以通过捏电阻的电气测试确定。所公开的方法和设备可以提供跨晶片的统计数据分析,并且可以在生产划线道中被实现为过程监视器。所揭示的方法还可用于确定LDMOS晶体管的器件性能。 LDMOS晶体管的导通状态电阻(Rdson)可以与沟槽深度的电学测量相关。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号