(n+1) basing on known Tcustom charactern. The schedule (how often the multiplication unit is called) can be considered as a parameter of the algorithm. The proposed architecture of the “differential” unit is efficient both in terms of speed (delay) and area (gate count)."/> Efficient hardware implementation of tweakable block cipher
首页> 外国专利> Efficient hardware implementation of tweakable block cipher

Efficient hardware implementation of tweakable block cipher

机译:可调整分组密码的高效硬件实现

摘要

A combination of an infrequently-called tiny multiplication unit and a “differential” unit that quickly computes Tcustom character(n+1) basing on known Tcustom charactern. The schedule (how often the multiplication unit is called) can be considered as a parameter of the algorithm. The proposed architecture of the “differential” unit is efficient both in terms of speed (delay) and area (gate count).
机译:不常见的微型乘法单元和快速计算T “自定义字符”(n + 1)基于已知的T ”自定义字符“ n。可以将调度表(调用乘法单元的频率)视为算法的参数。所提出的“差分”单元架构在速度(延迟)和面积(门数)方面均十分有效。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号