首页>
外国专利>
Accelerating test, debug and failure analysis of a multiprocessor device
Accelerating test, debug and failure analysis of a multiprocessor device
展开▼
机译:加速多处理器设备的测试,调试和故障分析
展开▼
页面导航
摘要
著录项
相似文献
摘要
A mechanism for accelerating test, debug and failure analysis of a multiprocessor device is provided. With the mechanism, on-chip trace logic is utilized to receive internal signals from logic provided in modules of the multiprocessor device. The modules are preferably copies of one another such that, given the same inputs, each module should operate in the same manner and generate the same output as long as the modules are operating properly. The modules are provided with the same inputs and the internal signals of the modules are traced using an on-chip trace bus and on-chip trace logic analyzer to perform the trace. The internal signals from one module are compared against another module so as to determine if there is any discrepancy which would indicate a fault. Additional pairs of modules may be compared to pinpoint a faulty module that is the source of the fault.
展开▼