首页>
外国专利>
Layout verification device, layout verification program, and layout verification method of layout pattern of semiconductor device
Layout verification device, layout verification program, and layout verification method of layout pattern of semiconductor device
展开▼
机译:布局验证装置,布局验证程序以及半导体装置的布局图案的布局验证方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A layout verification device according to the present invention includes a layout verification unit that outputs a first error graphic corresponding to an area where there is an inconsistency with a design rule in a first layout pattern, and includes a target error graphic setting unit that sets a processing target area including the first error graphic, an error graphic search unit that searches a second error graphic included in a processing target area of a second layout pattern where verification by the layout verification unit has already been performed, and an error graphic equivalence judgment unit that judges that the first error graphic and the second error graphic are non-equivalent when a second target vertex coordinate of the second error graphic does not match any one of a plurality of peripheral vertex coordinates set in grid intersections adjacent to the first target vertex coordinate of the first error graphic.
展开▼