首页>
外国专利>
SYSTEM AND METHODS FOR HANDLING VERIFICATION ERRORS
SYSTEM AND METHODS FOR HANDLING VERIFICATION ERRORS
展开▼
机译:处理验证错误的系统和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
Systems, apparatus and methods for handling verification violations are disclosed. In one aspect, a method stores a list of fix information in addition to geometric shapes for each layer during verification, such as design rule checking For each primitive operation step performed during verification, two tasks are performed. First, if the primitive operation is a dimensional checking operation (i.e., width, spacing or enclosure), then for each violation, the first task creates fix information containing violation edge pairs and adds the created fix information to the fix information list on the output layer. Second, for all operations and after the output shapes on the output layer are generated, a second task passes the fix information on input layers which overlap any output shape of the output layer to the output layer's fix information list. Finally, fix guides for the final violation results are generated and drawn based on the final fix information list.
展开▼