首页> 外国专利> Method and structure for PMOS devices with high K metal gate integration and SiGe channel engineering

Method and structure for PMOS devices with high K metal gate integration and SiGe channel engineering

机译:具有高K金属栅极集成和SiGe通道工程的PMOS器件的方法和结构

摘要

Various techniques for changing the workfunction of the substrate by using a SiGe channel which, in turn, changes the bandgap favorably for a p-type metal oxide semiconductor field effect transistors (pMOSFETs) are disclosed. In the various techniques, a SiGe film that includes a low doped SiGe region above a more highly doped SiGe region to allow the appropriate threshold voltage (Vt) for pMOSFET devices while preventing pitting, roughness and thinning of the SiGe film during subsequent cleans and processing is provided.
机译:公开了通过使用SiGe沟道来改变衬底的功函数的各种技术,该SiGe沟道又有利地改变了用于p型金属氧化物半导体场效应晶体管(pMOSFET)的带隙。在各种技术中,SiGe膜包括在更高掺杂的SiGe区域上方的低掺杂SiGe区域,以为pMOSFET器件提供适当的阈值电压(Vt),同时防止在随后的清洁和处理过程中SiGe膜出现点蚀,粗糙和变薄提供。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号